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We report the observation of electrically tuneable spectral responsivity in silicon-based photodetectors. The current flowing through a lateral p-i-n junction photodiode can be changed by changing either the gate bias or the intensity of incident light, with the devices exhibiting typical optical responsivities of 65 A/W. The peak sensitivity of the device can be changed over the entire visible region by changing the gate voltage in a 5 V range. This happens because with increasing gate bias, an accumulation layer of holes is pulled closer to the Si-SiO 2 interface, enhancing the blue response of the device. Detectors based on both silicon and compound semiconductors are widely used to detect light for a variety of applications. Prominent parameters that are often the basis for selecting detectors for particular applications include the wavelength coverage, quantum efficiency of the detection process, responsivity, signal-to-noise ratio, and dark current. Most parameters of a given detector are fixed through the choice of material and device structure. However, some important parameters such as sensitivity and response time can be varied to some extent by appropriately biasing the detector. For most light sensors, spectral responsivity, i.e., the relative responsivity of a detector to different wavelengths, is principally determined by the energy level structure of the material and device and cannot be altered significantly through external biasing. This limitation necessitates the use of various kinds of filters to obtain wavelength-specific responses from light detectors. Electronic control of spectral responsivity is extremely desirable as it will allow a detector's spectral response to be customised to an application requirement merely through appropriate biasing of the device. Here, we describe an approach to realise this much-desired functionality by using a pair of metal-oxidesemiconductor (MOS) gates on a lateral p-i-n-junction. We demonstrate that when appropriately biased, such a device allows the peak of spectral responsivity to be shifted over quite a broad range of wavelengths.
It is well-known that silicon's absorption coefficient for different wavelengths is dependent on the distance traversed by photons inside the material. Shorter wavelength photons are predominantly absorbed close to the surface of the device, whereas longer wavelength photons penetrate deeper into the material and are absorbed more weakly. 1 This dependence of photon absorption coefficient on path length inside the semiconductor can be made the basis of a scheme for wavelength discrimination. Previously, this has been attempted by making tiered device structures where separate detection layers at different depths have been incorporated in a vertical geometry. 2 While such an architecture is effective, its characteristics are fixed through fabricated design and cannot be changed "on the fly." Our device, in comparison, allows continuous tuning of wavelength response simply by altering the voltages applied to two surface gates. Our devices were fabricated by selective area doping of float zone (FZ) silicon with a resistivity of 4 KX-cm. Thermal oxidation, photolithographic patterning, and wet etching followed by diffusion doping from spin-on-glass (SOG) dopant sources were used to form adjacent p and n regions separated by an undoped (near-intrinsic) region which could be referred to as "i" or "p" (due to the low p-type conductivity of the bare wafer). This p-i-n structure is illustrated here in Figure 1 . The illustration also shows that two insulated gates were formed between the p and n electrodes. As these gates lie on top of a 50 nm thick silicon dioxide layer, so the device had two effective MOS gates. The two gates were each 15 lm wide, had a 4 lm gap in between, and these overlapped the anode and cathode regions. Light was principally absorbed in the gap between the two gates. Hall effect measurements showed that the n and p regions were doped to carrier concentrations of 1.48 Â 10 18 cm À3 and 6.38 Â 10 17 cm
À3
, respectively. The entire process flow was complementary metal oxide semiconductor (CMOS) compatible, and thus, our device can be easily integrated with silicon CMOS circuitry, much like other more conventional photodiodes. 3, 4 The gated lateral p-i-n junction photodiode showed current-voltage characteristics that appear here in Figure 2 . These were taken with the device in reverse bias, i.e., the n region (cathode) was at a higher voltage than the p region (anode). The family of curves is reminiscent of a transistor, but these are the reverse characteristics of a lateral p-i-n junction diode. Similar characteristics have been obtained with a single gate device described elsewhere 5 that did not show the responsivity tuning exhibited by this device. A gate-controlled silicon photodiode was also described by Sun and colleagues in the context of optical signal processing. 6 Due to the transistor-like operation, the anode and cathode terminology for the contacts can be replaced by the terms source and drain, respectively, and this is what appears in the figures. In Figure 2 , the lowest curve is the characteristic in dark and, thus, gives the dark current at different bias a)
Author to whom correspondence should be addressed. Electronic mail: Faiz.Rahman@electrospell.com. voltages. At V DS ¼ 10 V, the dark current was 25 lA. The family of curves above that is the characteristics taken under illumination with red (628 nm) or blue (480 nm) light, at different gate biases. In taking these measurements, the gate close to the cathode (drain) was kept at a zero reference potential (same as the source potential, and thus, the gate biases have been given the V GS label), whereas the potential of the second gate (the one close to the anode (source) contact) was varied in the range of 0 to À20 V. The existence of the zero potential gate, to set the reference potential in the semiconductor bulk, differentiated this device from a single gate device and made spectral responsivity tuning possible. The current increases because the gate bias causes a hole accumulation layer to form underneath the negatively biased gate which facilitates the flow of holes to the pþ doped contact region (the accumulation layer acts as a lateral extension to the contact region). In all cases, the incident optical power, on the light sensitive part of the device, was kept fixed at 0.81 lW. It is seen that for lower gate biases, the response was higher with red light than with blue light. This is the expected behaviour from an ordinary silicon photodiode. However, at higher gate biases, the response from blue light illumination exceeded that from red light illumination, for the same incident optical power. This is brought out more clearly in the inset to Figure 2 where the ratio of device current under red and blue illumination, I DS(red) /I DS(blue) (top, starting from left) and I DS(blue) /I DS(red) (bottom, starting from left) has been plotted for different gate biases. At close to À12 V, the two curves cross over, indicating the bias voltage where the device becomes more sensitive to blue wavelengths. This device architecture is, therefore, suitable for obtaining higher sensitivities to wavelengths in the blue region, simply by adjusting the voltages applied to the dual gates.
The spectral responsivity of the device in the 400 to 800 nm region is shown in Figure 3 , at different gate biases. The dashed curve at the top is the responsivity in the absence of gate bias, whereas the other curves clearly show the shift in spectral responsivity as different gate biases are applied. Under bias, the typical peak responsivity was 65 A/W. This corresponded to a quantum efficiency of 69%. The high responsivities are a consequence of the existence of the depletion layer at the surface of the device and have been investigated before by Yin, 7 but the change in responsivity with gate bias is much more interesting. The inset to Figure 3 shows the position of the peak response wavelength plotted against applied gate bias, and one can see that the maximum in responsivity can be shifted throughout the visible region by altering the gate voltage by around 5 V. The shape of the spectral responsivity curve also changes as the voltage applied to the gate is changed, but the peak in the curve also shifts very prominently. It should be mentioned here that Wolffenbuttel reported a silicon photodiode with electrically programmable UV response, based on very different principles. 8 The tuning of spectral responsivity in our device comes about due to alteration in the location of the photocurrent path through biasing the MOS gate. The hole accumulation layer underneath the negatively biased gate causes the device resistance to decrease and the current flow through it increases, as is seen in the device characteristics shown in Figure 2 . The effect of the drain-source reverse bias is the same as in any p-i-n junction photodiode, whereas the effect of the gate bias can be described by a capacitative charge accumulation model,
where I DS is the drain to source current, e is electron charge, C OX is the gate (oxide) capacitance, V G is the applied gate voltage, l p is hole mobility, V DS is drain to source voltage, and d is the distance between source and drain. This relation holds once accumulation charge density underneath the gate has reached the same magnitude as the dopant density in the pþ region so that the pþ region becomes effectively extended under the gate. The device current thus increases as the bias voltages are increased. A secondary effect of increasing the negative gate bias is the shift of the hole population underneath the gate closer to the Si-SiO 2 interface. This results in the photocurrent gradually flowing closer to the surface of the device, and thus, an enhanced blue response is observed. This, however, causes the responsivity to decrease as only a fraction of the photo-generated charge carriers is being collected. We have verified this by carrying out physical simulations of the device operation using a drift-diffusion model, taking into account the spatial distribution of holes under the MOS structure. The spatial distribution of carriers can be obtained by following the approach of Gutierrez and Rodriguez 9 which involves solving a depthdependent Poisson's equation in a self-consistent manner. Once the potential profile W(y) is determined, it can be used to calculate the accumulated hole concentration at different depths below the Si-SiO 2 interface, using the equation p acc ¼ p po expðWðyÞ=/ t Þ;
where p acc is accumulated hole density, p po is equilibrium hole density, and / t is thermal voltage. Further evidence of the action of this mechanism has also come from exposing the device to beta particles when a decrease in dark current is observed; attributed to incident electrons recombining with the accumulated holes and increasing the device resistance. A model for gated lateral p-i-n diodes has been recently described by Zeng and colleagues. 10 Their predictions of high responsivities and enhanced blue sensitivity are fully borne out by our experiments. Our measurement of device noise showed noise voltages of only a few nV rms / HHz-comparable to that of good buried junction devices.
Our work demonstrates that it is possible to modify the wavelength-dependent sensitivity of light detectors made from silicon by changing the bias voltage applied to a system of MOS gates. With appropriate gate biasing, high responsivities of the order of 65 A/W are possible, with enhanced blue response.
